


Figure 1B



Figur 2






Figure 3








Figure 5




Figure 6A




Figure 6B

formatMultiLoadSton +IStora:u16=0

+ILcad: u16=1H: v18 нь: и16 +rlist: u16

formst/ALU +00AND:u16=0

+00EOR: u16 = 1 +orl.SL:u16=2 +odLSR:u18=3 +opASR:u16 = 4 +opADC:u16=5 +0c6BC:u16=6 +ccROR:u18=7 +0nTST:u16=8 +00NEG:u16=9 +orCMP:u16=10 +onCMN: u16 = 11 +0cORR: u16 = 12 +anMLL:u16 = 13 +onBIC:u16=14 +orM/N:u16=15 +op: u16

+rs: u16

+rd: u16

format AddSP +sPositive: u16=0 +sNecetive:u16 = 1 +a:u16 +imm: s16

formatLoadStoreSk

theSTPH: u16=0

hsLDRH: 1/16=2

+hsLDSB: u16=1

+hsLDSH:u16=3

formetMoveShift

+coLSL: u16=0

+coLSR: v16=1

+coASR: v16 = 2

+co: u16

Himm: u16

ers : u16

+rd:u16

+hs: u16

8 fu : cn+

HD: u16

+rd: u16

formetLoadAddres +60PC: u16= 0 +spSP: u16 = 1 +rd: u16 +imm: u16

formati-li +00ADD: u18=0 +00CMP:u16=1 +coMOV:u16=2 +h1 PDLow : u16 = 0 +MROH:u16=1 +12RSLow: u16 = 0 +h2RSHi:u16 = 1

+cp: u16 +M: u16 +h2:u16 +rs : น16 +rd: u16

formatLoadPCRe

formatSWI +value: u16 +imm: u16

format Add Sub

HRegister: u16 = 0 +ilmmediate : u16 = 1 +coADD::116≈0 +00SUB: u16 = 1 #i: u16

+cp: u16 нп...Imm: u16 +rs : u16 +rd:u16

formetMovelrom +coMOV:u16=0 coCMP:u16=1 +conADD:u16 = 2 MSUB: M6=3 +ap:u16 +rd:u16

+imm: u16

cand: u16

Hoffset: u16

+candBM: u16 = 4 condBPL:ut6=5 +condBVS: u16 = 6 +condBVC:u16=7 +condBH:u16≈8 +condBLS : u16 = 9 +condBGE : u16 = 10 +condBLT:u16=11 +condBGT : u16 = 12 +condBLE:u16 = 13

formatPushPop

+rNoPCLR: u16 = 0

formatCondBranch

+condBEQ:u16=0

+candBNE: u16 = 1

+condBCC:u16=3

condBCS:ut6=2

PCLR: v16=1

H:u16

H::116

+rlist: u16

HStore: u16 = 0

HLoad: u16= 1

format BranchEx HORSLOW: U16=C +h2RSH1: u16=1

+h1:u16 +rs: u16 +rd: u16

formatLoadStoreHWord +IStora: u16=0

+ll.cod:u16=1 41 : u16 imm: u16 Hrb: u16 +rd: u16

formati.oadStoreRegOf

HStore:u16=0 +iLoad : u16 = 1 +bWord: u16 = 0+bBvte:u16=1 +b: u16 +m: u16 Hb: u16

+rd:u16

formati_oadStoreSPRe +IStore:u16 = 0 +lLoad: u16 = 1 +l : u16 +rd:u16 +lmm: u16

formatLoadStoreimmOff +bWord: u16=0 +bBvte: u16= 1 +IStore: u16 = 0 +11.cad:u16 ≈ 1 +b: u16 H:u16 Hmm: u16 Hb: u16 +rd: u16

formetiLongBranchiLink +hinstruction1:u16=0 +hinstruction2:u16 = 1 +h: u16 +offset: s32

formatUncondBrand +offset: s16

Figure 6C

formArmCond +EQ: u32 = 0 NF -1132 - 1 +CS:u32 = 2 +M1: 132 = 4 +VS:u32 = 6 +VC:u32 = 7 +HI: 132 = 8 +LS: 132 = 9 +GE:u32 = 10 +LT: u32 = 11 +GT:u32 = 12 +l F · u32 = 13 +hits:u32

formArmShlft +raAmount: u32 = 0 raReq: u32 = 1 LSL:u32 = 0 H SR : u32 = 1 +ROR: u32 = 3

formArmUndefined cond:formArmCond Howpart: u32 +hipart: u32

Hype: u32

amount or re

formArmDataProc

iRea: u32 = 0 +ilmm: u32 = 1AND: L32 = 0 +EOR: u32 = 1 SUB: 132 = 2 +RSB: u32 = 3 +ADD: 132 = 4 +ADC: 132 = 5 +SBC: u32 = 6 +RSC: L32 = 7 +TEQ: 132 = 9 +OMP: 132 m 10 +CMN: 132 = 11 +ORR: u32 = 12 +MOV: u32 = 13 +RIC:1130 - 14 MVN: 132 = 15

+sSetCond: u32 = 1 +sNSetCond: u32 = 0 +rm_with_shift_or_im +rd: u32

-m:u32 +cocoda : u32 +cond: tormArmCand

formArmPSRTrans +iRea: u32 = 0 +imm: u32 = 1 +pCPSR: u32 = 0 +DSPSR: USP = 1 +MRS: USP = 0x0F +MSR: u32 = 0x29 +MSRflag: u32 = 0x26 +PSRtype: u32

+cond: tormArmCond

formArmMu1

+8Mut : u32 = 0 +8Mul Add : u32 = 1 +sSetCond: u32 = 1 +sNSetCond:u32 = 0 +rm: u32

+rn : u32 +rd:u32 +8: u32

+a : u32 +cond:formArmCond

formAmMulLong +uUnsigned : u32 = 0 +uSigned: u32 = 1 +aMul:u32=0 +eMuiAdd: u32 = 1 sSetCond: 182 = 1 +sNSetCond: u32 = 0 rm: u32

ers: u32 rdo: u32 4rdhi : u32 18: L32

+a: u32 #1:132 +cand:formArmCond

formArmS DataSwap +bByte: u32 = 1 +bWord: u32 = 0 +rm: u32 +rd:u32 ern : u32 +b: u32 +cond:formArmCond

formArmHDataTransReg +hHalf: u32 = 1

+hByta:u32 = 0 +sSignod:u32 = 1 +sUnsigned:u32 = 0 +IStore:u32 = 0 +ILoad: u32 = 1 +wNWrita: u32 = 0 +wWrite: u32 = 1 +UDown: U32 # 0 +uUp: u32 = 1

+oPre: u32 = 1 +h:u32 +rd : u32 rm : u32 +1:132 -w:u32 +u:u32 +p:u32

formArmHDataTransimm +hHalf: 132 = 1 +hByte:u32 = 0

+cond: formArmCond

+sSigned : u32 = 1 +sUnsigned : u32 = 0 +1Store: u32 = 0 +wNWrite: u32 = 0 +wWrite: \(\mathbb{G}2 = 1\) +UDOWn: 182 = 0 +uUn:u32 n 1 +pPost: u32 = 0 +nPra: 132 = 1 +imm: u32 +s: u32 +rd: u32 +m;u32 +l : u32 +w:u32 +11:11:32 +p: u32

+cond : formArmCond

formArmSDataTrans +IStore: u32 = 0

+IL ond: u32 = 1 +wNWrite: u32 = 0 +bWord: u32 = 0 +bByte: u32 = 1 +uDown : u32 = 0 +uUp: u32 = 1 + nPost : u32 = 0+pPre: 132 = 1 +ilmm: u32 +iReg:u32 +rm_with_shift_or_im +rd: u32

+m: u32 +1: u32 +w: u32 +b:u32 +u:u32

+p:u32 +i:u32 mArmCand +cond: fo

formAnnBDataTrans +iStore: u32 = 0

+lLoad: LO2 = 1 +wNWrite: 132 = 0 +wWrite: 132 = 1 +eNLoad : u32 = 0 sLoad: u32 = 1 +uDown: u32 = 0 udba:u32 = 1 +oPost: u32 = 0 +oPra:u32 = 1 reglist : u32 +rn:u32 H: 132 w: u32 48:132 +p : u32 +cond : formArmCond

formArmBranchEx +cond:formArmCond

+rn : u32

+l : u32

formArmBranch #Branch: 162 = 0 +itink: u32 = 1 +offset: u32

+cond:formArmCond formArmSWI +cond : formArmCond

+ignored: u32

formArmCDataTrans +1Store: u32 = 0 +w/Write : 1132 = 0 +wWrits: u32 ≈ 1 +nSingle : u32 = 0 +nAll: u32 = 1 +uDown: u32 = 0 +uUp: u32 = 1 +oPost: u62 = 0 +con : u32

+crd : u32 +m:u32 H: U32 +w: u32 +n: U32 +u: u32 +p:u32 +cond:formArmCond


formArmCRegTrans

IStora : 132 = 0 +ILoad:u32 = 1 +cm: u32 cp:u32 con: u32 rd: u32 нст : и32 HCD0000: U32 +cond : formArmCon

formArmCDataOp

+cm: u32 нср: и32 +cpn:u32 crd: u32 +cm: u32 юрорс: ц32 cond:formArmCond

Figure 6D



Figur 6E




Figure 6F




Figure 7A




Figure 7B